


# MZ-R30

# OPERATION MANUAL




**Table. 2-1 Comparison of 3rd Generation and 4th Generation Recording/Playback Units**

Unit Functions	MZ-B3	MZ-R3	MZ-R30
Play VOLUME	Rotation mechanism	Electronic VOL	Electronic VOL
Remote control	×	○	○
Headphone output	○	○	○
Line output	×	○	○
Digital output	×	×	×
Line input	×	○	○
Digital input	×	○	○
Microphone input	○ (Built-in:Monaural External:Stereo)	○ (External:Stereo)	○ (External:Stereo)
AVLS	×	○	○
DBB (Digital bass boost)	×	○	○
RESUME	○ (Always ON)	○ (Always ON)	○ (Always ON)
Beep	×	○	○
Recording method	AGC only	AGC or manual	AGC or manual
Synchro-recording	×	×	◎
Monaural recording	○ Analogue : (L-ch + R-ch) /2 Digital : L-ch only	○ Analogue : (L-ch + R-ch) /2 Digital : L-ch only	◎ Analogue : (L-ch + R-ch) /2 Digital : (L-ch + R-ch) /2
Monaural playback	○	○	○
Automatic track mark	×	○	○
Fast forward playback	○	×	×
Track search	×	×	◎
Character input	×	○	○
Built-in sampling rate converter	×	×	◎ (32, 44.1, 48 [kHz])


Note: ◎ in the table indicates a new function.

**Table. 3-1 Main ICs Used**


	<b>1st Generation</b>	<b>2nd Generation</b>	<b>3rd Generation</b>	<b>4th Generation</b>
Corresponding model	MZ-1	MZ-R2	MZ-R3, B3	MZ-R30
Circuit block				
ATRAC encoder/decoder	CXD2527R (x2)	CXD2531AR	CXD2536R	CXD2652R
Shock proof Memory controller	CXD2526Q	CXD2526AR		
EFM ACIRC Encoder/decoder	CXD2525R	CXD2525R	CXD2535BR	
ADIP Demodulator	CXA1380N	CXA1380N		
Servo Signal processor	CXA1602R	CXA1602R		
RF amplifier	CXA1381R	CXA1861R	CXA1981AR	CXA2523R




**Fig. 3-1 1st Generation Mini Disc System**




**Fig. 3-2 2nd Generation Mini Disc System**




**Fig. 3-3 3rd Generation Mini Disc System**



**Fig. 3-4 4th Generation Mini Disc System**







**Fig. 4-2 Microprocessor Interface**

## 5-1. Types of Power Supply

This unit can operate on the following four types of power supplies.

- AC adapter (AC-MZ60) ... 6.0 [V] (Accessory)
- Rechargeable lithium ion battery (LIP-12 (H)) ... 3.6 [V] (Accessory)
- Dry battery (SIZE "AA" dry battery x 2) ... 3.0 [V] (Optional)
- Rechargeable nickel hydrogen battery (BP-DM20) ... 2.4 [V] (Optional)

**Table. 5-1** shows how long the respective batteries will last in continued use.

As shown in **Table. 5-1**, compared to MZ-R3, batteries can last twice longer according to how they are combined.

**Table. 5-1 Comparison of Durability of Batteries (MZ-R3, MZ-R30)**

No.	Battery	MZ-R3		MZ-R30	
		During Recording	During Playback	During Recording	During Playback
1.	Rechargeable lithium ion battery (LIP-12 (H))	Approx. 2.5 hours	Approx. 4 hours	Approx. 5 hours	Approx. 8 hours
2.	SONY alkaline dry battery (LR6 (SG)x2)	Approx. 2 hours	Approx. 4 hours	Approx. 3 hours	Approx. 6.5 hours
3.	Rechargeable nickel hydrogen battery (BP-DM20)	Approx. 2 hours	Approx. 3 hours	Approx. 3 hours	Approx. 4.5 hours
4.	1+2	Approx. 4.5 hours	Approx. 8 hours	Approx. 8.5 hours	Approx. 15 hours
5.	1+3	Approx. 4.5 hours	Approx. 7 hours	Approx. 8.5 hours	Approx. 14.5 hours

## 5-2. Differentiation of Power Supply

The system controller IC801 when started, will immediately determine where the power supply voltage is being supplied from. The unit must be stopped if AC adapter and batteries outside the specification are used.

The system controller IC determines the source of power supply from the following three detection results.

- (1) Pin ⑤⑨ [UNMNT] : Voltage obtained by resistance-dividing the voltage of the plus side of the power supply (UNREG voltage)
- (2) Pin ⑥⑩ [LIMNT (LI+MNT)] : Voltage obtained by resistance-dividing the lithium ion battery voltage
- (3) Pin ⑤③ [AM3] : Voltage obtained by resistance-dividing the nickel hydrogen battery voltage or the dry battery voltage.

**Table. 5-2 List for Differentiating the Power Supply**

	Pin ⑤⑨ [UNMNT]	Pin ⑥⑩ [LIMNT (LI+MNT)]	Pin ⑤③ [AM3]
During DC drive	H	L	L
During rechargeable lithium ion battery drive	H	H	L
During rechargeable nickel hydrogen battery drive	H	L	H
During alkaline AA dry battery drive	H	L	H

## 5-3. Circuit Voltage





Fig. 5-1 Generation Voltage Block Diagram

The voltages generated by this unit during DC drive are as follows. (See Fig. 5-1.)

- ① **UNREG voltage** → [Q904, Q910, D903]
  - This UNREG voltage 4.8 [V] is generated from the 6[V] of the AC adapter.
  - Serves as the driver power supply of the coil/motor drive IC505.
- ② **MICON +B voltage** → [RESET IC802]
  - 2.9 [V] serving as the voltage for driving the system controller IC801.
- ③ **CLV circuit voltage** → [2.8 [V] DC-DC converter (IC806, Q803-Q805)]
  - 2.8 [V] serving as the voltage used by the CLV circuit (RF amplifier IC501, DSP IC503, coil/motor drive IC505, etc.).
- ④ **REC driver logic voltage** → [5[V] REG. (IC506)]
  - 5.0 [V] serving as the voltage for driving the internal logic circuit of the REC driver IC506.
- ⑤ **Stepping motor driver voltage** → [1.2/1.5[V] REG. (IC506)]
  - 1.5 [V] serving as the H bridge power supply voltage of the stepping motor.
- ⑥ **REC driver voltage** → [1.2/1.5[V] REG. (IC506)]
  - 1.2 [V] serving as the power supply voltage of the overwrite head driver during recording.
- ⑦ **Stepping motor voltage** → [12[V] REG. (IC505)]
  - 12 [V] serving as the voltage for the predriver power supply circuit inside IC505.
  - 12 [V] serving as the voltage for driving the stepping motor.
- ⑧ **AUDIO circuit voltage** → [2.8[V] DC-DC converter (IC806, Q803-Q805)]
  - 2.8[V] used by the audio circuit (AD/DA converter IC303, audio gain control IC352, etc.)
- ⑨ **MIC AMP IC voltage** → [2.5 [V] REG. (IC301)]
  - 2.5 [V] serving as the voltage for driving the MIC amplifier IC302.
- ⑩ **APC circuit voltage** → [2.1 [V] REG. (IC504)]
  - 2.1 [V] serving as the voltage used by the APC circuit during recording.

### 3. Generation of APC circuit voltage



**Fig. 5-2 2.1 [V] Regulator**

**Fig. 5-2** shows the 2.1 [V] regulator IC504. As shown in the figure, when 2.8 [V] is input to Pin ② [IN] of IC504, IC504 is started. When IC504 is started, 2.1 [V] is generated by the internal series regulator. This voltage is then synchronized with the “H” period of the laser power switching signal from Pin ③ [WRPWR] of the system controller IC801 input to Pin ③, and output from Pin ⑤ [OUT].

#### 4. Generation of the CLV circuit voltage and the voltage for Audio circuit




Fig. 5-3 2.8 [V] DC-DC converter circuit

Fig. 5-4 shows the (a) to (d) waveforms of Fig. 5-3.




Fig. 5-4 Waveform Timing Diagram (During Battery Drive)




Fig. 5-5 1.2/1.5 [V] Regulator Block Diagram

**Table. 5-3 List of IC506 Mode Settings**

<b>MODE1</b>	<b>MODE2</b>	<b>STEP UP REG</b>	<b>STEP DOWN REG</b>	<b>EFM Logic Section</b>	<b>Operation Mode</b>
H	H	STOP	STOP	STOP	During stop and playback
L	H	POWER ON	STOP	STOP	Not used
L	L	POWER ON	POWER ON 1.5 [V] output	STOP	During stepping motor operation
H	L	POWER ON	POWER ON 1.2 [V] output	POWER ON	During recording



## 7. Generation of Stepping Motor Voltage





Fig. 5-6 12 [V] DC-DC CONVERTER Block Diagram



**Fig. 5-7 Generation of MIC AMP IC302 Drive Voltage**




Fig. 5-8 Power Supply Circuit when Driving with Rechargeable Lithium Ion Battery




Fig. 5-9 Power Supply Circuit When Driving with External Battery

## 5-6. Operations During Charging







Fig. 5-10 Operations During Charging



**Fig. 5-11 Reset Circuit**



**Fig. 5-12 Timing of Reset Signals**



**Fig. 6-1 Detection Switches of Mechanism**



**Table. 6-1 Detection Switches of Mechanism Section**

<b>Switch No.</b>	<b>Switch Name</b>	<b>System Controller IC Detection Terminal</b>	<b>Details of Detection</b>
S701	MEDIA	Pin ⑥⑤ [PACKIN]	Determines whether a disc is loaded (Loaded: "L", Not loaded: "H")
S702	PROTECT	Pin ⑩ [PROTECT]	Determines the rec-proof state by the PROTECT detection hole of the disc (When PROTECT : "H")
S703	REFLECT	Pin ⑧③ [REFLCT]	Determines the reflectance by the MO detection hole of the disc to determine if CD or MO (When CD: "L". When MO: "H")
S704	INITIAL	Pin ⑥④ [INTSW]	Detects the eject mode
S705	INLIMIT	Pin ⑨ [INLS]	Detects the completion of movement of the optical block to the innermost circumference

**Table 6-2. Discrimination of Input Source**

	$\overline{\text{MICDET}}$ (Pin 68)	$\text{OPTDET}$ (Pin 67)	$\overline{\text{JACKDET}}$ (Pin 66)
MIC IN jack detection	L	H	H
DIGITAL IN jack detection	H	H	L
LINE IN jack detection	H	L	L
Not connected	H	H	H

When several input sources are connected, they are used in the following priority order.

1. DIGITAL IN

2. MIC IN

3. LINE IN

**Table. 6-3 Timing during Recording**

<b>MODE1</b>	<b>MODE2</b>	<b>EFM signal</b>	<b>HA</b>	<b>HB</b>
H	L	L	L	H
H	L	H	H	L




Fig. 6-2 Block Diagram of the Signal Circuit during Recording

## 7. Monitor output




Fig. 6-3 Monitor Output During Recording

**Table. 6-4 Connection of Internal Switches During Recording**

	<b>SW1</b>	<b>SW2</b>	<b>SW3</b>	<b>SW4</b>	<b>SW5</b>	<b>Monitor output</b>
ANALOG recording (Stereo)	MIC/LINE	STEREO	A. REC	REC	STEREO	STEREO
ANALOG recording (Monaural)	MIC/LINE	MONAURAL	A. REC	REC	STEREO	MONAURAL
DIGITAL recording (Stereo)	————	————	D. REC	REC	STEREO	STEREO
DIGITAL recording (Monaural)	————	————	D. REC	REC	MONAURAL	STEREO






Fig. 6-4 Block Diagram of the Signal Circuit during Playback




**Fig. 6-5 BEEP Generation Circuit**






**Fig. 6-6 BEEP Output (During Pause)**



**Fig. 6-7 PLL Circuit and Clock System**

**Table. 6-5 Operation Modes of PLL Circuit**

<b>MODE</b>	<b>Reference Oscillator</b>	<b>Operation PLL</b>	<b>Purpose</b>
Analog recording	X501 : 1024 fs	Encoder PLL	Generation of channel clock for EFM modulation
Digital recording	Digital IN PLL : 512 fs	Digital IN PLL → Encoder PLL	Generation of channel clock for EFM modulation
Playback	X501 : 1024 fs	Decoder digital PLL	Generation of channel clock for EFM demodulation



**Fig. 7-1 Block Diagram of Servo Circuit**




Fig. 7-2 Focus Servo Circuit




Fig. 7-3 Tracking/Sled Servo Circuit

**Table. 7-1 Spindle Servo Mode**

Disc Type	Recorded side	Servo mode
MO groove	Groove	ADIP-CLV
MO pit (PTOC)	Pit	EFM-CLV
CD pit	Pit	EFM-CLV

**Table. 7-2 CLV Mode**

Mode	Details		
CLVS	Rough servo for fetching		
CLVP	PLL mode		
CLVA	Auto mode	Checks GFS when EFM-CLV*7-1	“H” → CLVP, “L” → CLVS Checks CRC when ADIP-CLV “OK” → CLVP, “NG” → CLVS
CLVH	Rough servo in high speed access		

\*7-1. GFS becomes “H” when the frame sync played back obtained at the correct timing.




Fig. 7-4 Spindle Servo Circuit








Fig. 8-1 APC and Laser Power Circuit



(A) When the battery is running



(B) When the DC power supply is running








Fig. 8-1 APC and Laser Power Circuit

(B) When the DC power supply is running



**Fig. 9-1 Change in Mechanism Mode**

### 9-3. Change in Mechanism Mode



(A) REAR SIDE OF MECHANISM DECK

(B) UPPER SIDE OF MECHANISM DECK

Fig. 9-2 Change in Mechanism Operations

## 9-4. Stepping Motor Control Circuit










Fig. 9-3 Stepping Motor Control Circuit

**Table. 9-1 Stepping Motor Driver Inputs/Outputs**

IN1A (IN2A)	IN1B (IN2B)	OUT1A (IN2A)	OUT1B (IN2B)
L	L	L	L
L	H	L	H
H	L	H	L
H	H	Z	Z



**Fig. 9-4 Waveform Timing during Operations**